ABSTRACT In this paper, we investigated the source/drain recessed contact structure to mitigate the selfheating-effects in vertically stacked-nanowire FETs. As a result, lattice temperature of nanowire regions during device operation was considerably decreased by using the source/drain recessed contact structure. This is attributed to an increase in heat dissipation mainly from heat source to bulk wafer. Moreover, we proposed the p/n-stacked nanowire on bulk FinFET and its 6T-SRAM layout. Area of the proposed SRAM was reduced approximately 15%, as compared to the conventional cell layout.
I. INTRODUCTION
Gate-around (GAA) FETs made of vertically-stacked horizontal nanowires (NWs) are promising candidates to replace the FinFET in sub-10-nm technology node [1] , [2] . Their architectures offer an optimal electrostatic control, thereby enabling ultimate CMOS device scaling [3] - [5] . Furthermore, stacking the NWs can enhances a drive current per footprint [6] , and an additional option is an accumulation-mode operation in GAA FETs [7] - [9] . In this case, careful control of the overlap between the gate and source/drain (S/D) extensions is no longer needed. Thus, it can be said that the accumulation mode mitigates the requirement of precise control of S/D regions.
However, a self-heating-effect (SHE) is becoming a serious problem in GAA-NW FETs because their structures are strongly confined by thermally-insulating structure [38] , [39] . Severe self heating leads to the degradation of device performance and reliability. Fig. 1 shows the thermal conductivity of silicon and silicon-dioxide dependences on temperature [10] - [12] . Thermal conductivity of silicon decreases with scaling and highly-doped silicon because of additional phonon scattering, such as FIGURE 1. Thermal conductivity dependence on temperature in Si (κ Si ) [10] , [11] and SiO 2 (κ ox ) [12] . Values of κ Si are seriously reduced in scaled silicon. κ ox is the almost zero.
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Bulk-FinFET Sub. silicon-on-insulator (SOI) device in which self-heating strongly influences to the device performances due to a smaller thermal conductivity of silicon dioxide compared to that of bulk silicon [14] , [15] . In this study, an accumulation-mode (AM) NW FETs is firstly investigated in comparison with an inversionmode (IM) one. Furthermore, the impacts of doping and size of nanowire are calculated by two-dimensional simulator on threshold-voltage (V th ) and subthreshold slope (S.S.). Secondly, we investigated the S/D recessed contact structure of NW FETs to enlarge the thermal conductance from heat sources of nanowire region to a wafer, as illustrated in Fig. 2 (b) . Moreover, we considered the possibility to simultaneously enhance a drive current per footprint, as illustrated in Fig. 2 (c) . Finally, we propose 6T-SRAM scaling layout with p/n-stacked NW on bulk-FinFETs.
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II. IMPACTS OF DOPING AND SIZE OF NW ON THRESHOLD VOLTAGE AND SUBTHRESHOLD SLOPE
The simulated device structures are illustrated in Fig. 3 and parameters are listed in Table 1 . Two-dimensional numerical simulations of AM-and IM-NW FETs were carried out by Silvaco Atlas 2D simulator. Those simulations were performed by Non-Equilibrium Green's Function (NEGF) method. This quantum method fully treats a source-drain tunneling, ballistic transport and quantum confinement on equal footing, and is robust to predict subthreshold current and threshold voltage [16] . For all simulations, uniform doping concentration in each functional structure such as a channel and source/drain regions is assumed. This work was referred the product example of quantumex12.in in published by Silvaco, Inc. [17] .
When we design threshold voltage, it is desirable to achieve low (∼0.2 V) and symmetrical V th for both transistor types due to scaling of power supply voltages. CMOS integration will thus require dual-gate work-function tuning and doping in channel to adjust V th [18] . Furthermore, the silicon thickness control is a curial point in device design, since both of the short channel effect and the quantum effect on the silicon thickness. Moreover, an increase in the effective number of gates clearly improves SCEs and allow one to achieve shorter gate lengths for a given silicon thickness, as shown in Fig. 4 . Here, we assume that the minimum channel length is equal to six times the natural length λ [19] - [23] in order to avoid SCEs (L g,min = 6λ). In this work, we assume that body thickness is changed from 3.0 to 7.0 nm for two different operations corresponding to sub-10-nm technology nodes. Then, the impact of channel doping concentration and NW size on threshold voltage and subthreshold slope for both the AM-and IM-NW FETs were investigated. V th control is difficult due to larger slope. A variation of the flat-band voltage due to oxide charge will cause a reduction of both threshold voltage if the charge is positive and an increase if the charge is negative. On the other hand, in the case of the AM-NW FET, the simulated V th is inclined with a decrease in T si , but it is declined with an increase in N ch . For a 0.5 nm variation in T Si throughout the range of interest, a ± 20 -± 80 mV shift in V th is observed. Additionally, we found if T Si is decreased to less than 7 nm, the trend of the S.S. in AM-NW FET is almost the same as that in IM-NW FET regardless of N ch from 3 × 10 18 − 1 × 10 19 cm −3 . Therefore, we can expect that AM-NW FET is the superior advantage technique in sub-10-nm technology node.
III. NW FET WITH RECESSED CONTACT STRUCTURE
Device-geometrical parameters are listed in Table 2 . Bird'seye view and channel cross-section along y-z plane of NW on bulk-FinFET are shown in Fig. 8 . with the lattice heat flow equations because both methods of NEGF and Giga, which is the self-heating simulator, cannot be used at the same time in Atlas. Giga adds the heat flow equation to the primary equations that are solved by Atlas. The heat flow equation has the form: . Additionally, when Giga is used, the electron and hole current densities are modified to account for spatially varying lattice temperature:
where q is the electron charge 
A. LATTICE TEMPERATURE PROFILE COMPARED TO NW FET WITHOUT AND WITH THE S/D RECESSED CONTACT STRUCTURE
The results of lattice temperature profiles for IM-NW FET (a) without and (b) with recessed contact structures are shown in Fig. 9 , where the ambient temperature 300K is fixed at the bottom plate. Lattice temperature gradient indicates the heat dissipation mainly towards the wafer by using recessed contact. Fig. 10 shows the trend of maximum lattice temperature in both types of IM and AM devices dependence on T SD,gap , where T SD,gap is the SiO 2 thickness between contact conductor and bulk-fin. In addition, the results with the S/D recessed contact are also added in Fig. 10 . For IM-NW FET, the recessed contact structure made it possible to reduce the peak of lattice temperature by 3-10%. Similarly for AM-NW FET, the peak of lattice temperature also reduces by 3-10% due to recessed contact. It was found that the trend of the thermal design in the AM-NW FET is almost the same as that in the IM-NW FET, therefore we propose the S/D recessed contact structure to mitigate the SHE. 
B. CURRENT-VOLTAGE CHARACTERISTICS COMPARED TO NW FET WITH THE S/D RECESSED CONTACT AND NW ON BULK-FINFET
The current-voltage characteristics of both NW FET with the S/D recessed contact and NW on bulk-FinFET with a step-doping punch-through stopper are shown in Fig. 11 . In the case of NW on bulk-FinFET, not only large drive currents but also enough heat dissipation are expected rather VOLUME 6, 2018 VOLUME 6, 1247 than those in the case of NW FET by adjusting device parameters such as shape of fin and channel doping concentration, so on; it is required to control the threshold voltages in difference between NW FET and bulk-FinFET. Moreover, in the case of IM devices, hump characteristics because of the corner effect in bulk-FinFET must be suppressed. In particular, the corner effect is a crucial problem caused by the inverted surface in subthreshold region and it becomes more severe as the doping concentration is increased [24] .
On the other hand, in the case of AM devices, because bulk-conduction occurs in the core of the silicon NW, this effect becomes negligible [7] . Therefore, I found that the accumulation-mode operation has the advantage when NW on bulk-FinFET is used, because the impact of hump characteristics in AM devices is remarkably smaller than that in IM devices.
IV. 6-TRANSISTOR SRAM LAYOUT WITH P/N-STACKED NW ON BULK-FINFETS
Further cell scaling using conventional 2-dimensional (2-D) layouts is also becoming more and more challenged by key factors such as the physical limits on gate and contact placement interconnection routing congestion. Fig. 12 compares the bitcell areas of nowadays presented results [25] - [31] . In recently, 2-D and 3-D CMOS layout configurations have been investigated to overcome some of these limitations. Reference [32] showed that for planer 14-nm SOI technology a 27% area reduction could be achieved for 6T-SRAM bit-cells due to the proposed nominal node over CMOS 3-D 6T SRAM, which splits the bit-cells into two layers conveniently. Reference [33] also showed that for projected 5-nm node design rules a 20-30% area reduction could be calculated for 6T-SRAM bit-cells built with vertical NW FETs instead of lateral NW FETs because of the source/drain isolation in vertical devices. Furthermore, n/p-stacked NW was also considered, however it is still wondered the area size and contact structure especially for source or drain region in pFET [40] . In this work, we propose the 6T-SRAM with p/n-stacked NW on bulk-FinFETs expressed by equivalent circuits as shown in Fig. 13 (a) . Since widths of nanowires are uniform, common contact (CC) and common gate (CG) are used in vertical directions for connection of source/drain and gate. Based on the above, p/n-stacked NW on bulk-FinFETs enable us larger width and drivability per footprint having the thermal path from all FETs to the wafer, as illustrated in Fig. 13 (b) . On the other hand, a fabrication process is expected to be difficult nevertheless using the common contact, common gate and accumulation-mode junction-less transistors. For these complex fabrication processes, we will need to investigate, for example, the doping process for p/n-vertically-stacked layers, as illustrated in Fig. 14 , precise etching and deposition processes, such as atomic layer etching/deposition [36] , [37] . Fig. 15 shows 3D schematic of the proposed p/nstacked 6T-SRAM with CC, CG and vertical connections. CC and CG allow multiple accumulation-mode devices to be gated with single input in vertical and horizontal directions, this structure enables us an area minimization consisting of ideal gate and contacts. Additionally, CC serves as dual purposes such as an electrical connectivity and heat extraction [34] , [35] . Eventually, the proposed p/n-vertically-stacked lateral NW on bulk-FinFETs are located in 2D layout as shown in Fig. 16 (b) , as compared to a 2D layout of standard 6T-SRAM as shown in Fig. 16 (a) . We conclude that the area of proposed 6T-SRAM is remarkably reduced by 15%, approximately, as compared to standard planer 6T-SRAM cell.
V. CONCLUSION
First of all, the impact of channel doping concentration (N ch ) and channel thickness (T si ) on subthreshold voltage (V th ) and subthreshold slope (S.S.) for both the accumulation-and inversion-mode NW FETs were investigated. We found if T Si is decreased to less than 7 nm, the trend of the S.S. in accumulation-mode NW FET is almost the same as that in inversion-mode NW FET regardless of N ch from 3 × 10 18 -1 × 10 19 cm −3 .
Secondly, we considered the source/drain recessed contact structure to mitigate the self-heating effects in verticallystacked-nanowire FETs. As a result, lattice temperature of nanowire regions during device operation was significantly reduced by using the source/drain recessed contact structure in both type operations of accumulation-and inversionmodes. However, the self-heating simulation of this work didn't include the phenomenon with nm-device scaling such as quantum effects and quasi-ballistic transport, so on. In particular, we will need to investigate the impact of quasiballistic transport on self-heating because heat conduction in silicon is attributed to phonon scattering.
Finally, we proposed self-heating-effect free 6T-SRAM structure with p/n-vertically-stacked lateral nanowire on bulk-FinFETs. The proposed device geometry has not only for electrical characteristics but also heat diffusions by using common contact. Eventually the area of this structure was remarkably reduced by 15%, approximately, as compared to the standard cell layout. We believe that these techniques we proposed in this paper are promising for single-nanometer-node high-performance logic LSIs.
